



# PIC24FJ64GA104 FAMILY

## PIC24FJ64GA104 Family Silicon Errata and Data Sheet Clarification

The PIC24FJ64GA104 family devices that you have received conform functionally to the current Device Data Sheet (DS39951C), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in [Table 1](#). The silicon issues are summarized in [Table 2](#).

The errata described in this document will be addressed in future revisions of the PIC24FJ64GA104 silicon.

**Note:** This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of [Table 2](#) apply to the current silicon revision (**A2**).

Data Sheet clarifications and corrections start on [Page 7](#), following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate web site ([www.microchip.com](http://www.microchip.com)).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with MPLAB ICD 2 or PICKit™ 3:

1. Using the appropriate interface, connect the device to the MPLAB ICD 2 programmer/debugger or PICKit™ 3.
2. From the main menu in MPLAB IDE, select *Configure>Select Device*, and then select the target part number in the dialog box.
3. Select the MPLAB hardware tool (*Debugger>Select Tool*).
4. Perform a "Connect" operation to the device (*Debugger>Connect*). Depending on the development tool used, the part number *and* Device Revision ID value appear in the **Output** window.

**Note:** If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC24FJ64GA104 silicon revisions are shown in [Table 1](#).

**TABLE 1: SILICON DEVREV VALUES**

Part Number	Device ID <sup>(1)</sup>	Revision ID for Silicon Revision <sup>(2)</sup>
		A2
PIC24FJ32GA102	4202h	0002h
PIC24FJ32GA104	420Ah	
PIC24FJ64GA102	4206h	
PIC24FJ64GA104	420Eh	

- Note 1:** The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses in program memory. They are shown in hexadecimal in the format "DEVID DEVREV".
- 2:** Refer to the "PIC24FJ64GA1/GB0 Families Flash Programming Specification" (DS39934) for detailed information on Device and Revision IDs for your specific device.

# PIC24FJ64GA104

**TABLE 2: SILICON ISSUE SUMMARY**

Module	Feature	Item Number	Issue Summary	Affected Revisions <sup>(1)</sup>
				A2
Output Compare	Cascaded mode	1.	Cascaded mode does not work as expected.	X
UART	Break Character Generation	2.	Will not generate back-to-back Break characters.	X
Oscillator	Secondary Oscillator Configuration	3.	High-current draw when external signal applied under certain conditions.	X
SPI	Master mode	4.	Spurious transmission and reception of null data on wake-up from Sleep (Master mode).	X
SPI	Master mode	5.	Inaccurate SPITBF flag with high clock divider.	X
Triple (Enhanced) Comparator	—	6.	No interrupt generation with internal band gap reference.	X
Core	Doze Mode	7.	Instruction execution glitches following DOZE bit changes.	X
A/D Converter	—	8.	Disabled voltage references during Debug mode.	X
Interrupts	INTx	9.	External interrupts missed when writing to INTCON2.	X
Oscillator	—	10.	POSCEN bit does not work with Primary + PLL modes.	X
A/D Converter	—	11.	Module continues to draw current when disabled.	X
Output Compare	Interrupt	12.	Interrupt flag may precede the output pin change under certain circumstances.	X
UART	Transmit	13.	A TX Interrupt may occur before the data transmission is complete.	X
RTCC	—	14.	LPRC does not clock RTCC in Deep Sleep, under certain circumstances.	X

**Note 1:** Only those issues indicated in the last column apply to the current silicon revision.

## Silicon Errata Issues

**Note:** This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (A2).

### 1. Module: Output Compare (Cascaded Mode)

When using Cascaded (32-bit) mode, Trigger and Synchronous modes do not work as expected. The even numbered module does not become synchronized to the odd numbered module, resulting in errors in the Most Significant 16 bits of the output. In certain modes, the even numbered module does not generate any output. This behavior is independent of the OCTRIG trigger/sync selection for the even numbered module.

**Work around**

None.

**Affected Silicon Revisions**

A2								
X								

### 2. Module: UART

The UART module will not generate consecutive Break characters. Trying to perform a back-to-back Break character transmission will cause the UART module to transmit the dummy character used to generate the first Break character instead of transmitting the second Break character. Break characters are generated correctly if they are followed by non-Break character transmission.

**Work around**

None.

**Affected Silicon Revisions**

A2								
X								

### 3. Module: Oscillator (Secondary Oscillator Configuration)

Under certain circumstances, applying voltages to the comparator inputs, C2INC and C2IND (SOSCO/RA4 and SOSCI/RB4, respectively), may cause the microcontroller's current draw to increase. This happens only when all of the following conditions are met:

- RA4 and RB4 are configured to function as digital I/O, rather than as Secondary Oscillator pins (SOSCSEL<1:0> = 00);
- the pins are configured as digital inputs (TRIS<4> and TRISB<4> = 1); and
- the voltage applied to the pins approaches 1/2 VDD.

This occurs regardless of the signal source; a comparator input voltage or a digital clock input of sufficient amplitude will have the same result.

**Work around**

If it is necessary to use RA4 and RB4 as comparator inputs, C2INC and C2IND, program the SOSCSEL Configuration bits (CW3<9:8>) for one of the oscillator modes, rather than digital I/O (SOSCSEL<1:0> = 11 or 01).

**Affected Silicon Revisions**

A2								
X								

### 4. Module: SPI (Master Mode)

When operating in Enhanced Buffer Master mode, the module may transmit two bytes or two words of data, with a value of 0h, immediately upon the microcontroller waking up from Sleep mode. At the same time, the module "receives" two words or two bytes of data, also with the value of 0h.

The transmission of null data occurs even if the Transmit Buffer registers are empty prior to the microcontroller entering Sleep mode. The received null data requires that the receive buffer be read twice to clear the "received" data.

This behavior has not been observed when the module is operating in any other mode.

**Work around**

When operating in Enhanced Buffer Master mode, disable the module (SPIEN = 0) before entering Sleep mode.

**Affected Silicon Revisions**

A2								
X								

# PIC24FJ64GA104

## 5. Module: SPI (Master Mode)

When operating in Enhanced Buffer Master mode, the Transmit Buffer Full flag, SPITBF, may be cleared before all data in the FIFO buffer has actually been set. This may result in data being overwritten before it can be sent.

This has only been observed when the SPIx clock prescalers are configured for a divider of greater than 1:4.

This behavior has not been observed when the module is operating in any other mode.

### Work around

Several options are available:

- If possible, use a total clock prescale factor of 1:4 or less.
- Do not use SPITBF to indicate when new data can be written to the buffer. Instead, use the SPIRBF or SPIBEC flags to track the number of bytes actually transmitted.
- If the SPITBF flag must be used, always wait at least one-half SPIx clock cycle before writing to the transmit buffer.

### Affected Silicon Revisions

A2							
X							

## 6. Module: Triple (Enhanced) Comparator

When any of the internal band gap options (VBG, VBG/2 or VBG/6) are selected by the voltage reference module as the comparator's CVREF-input, the comparator may not generate an interrupt when a preprogrammed event is detected.

The CVREF+ input works as previously described.

### Work around

If it is necessary to use the internal band gap as a reference, do the following:

1. Enable the comparator's output (CMCON<14> = 1), and map the output to an available remappable output pin.
2. Connect this pin to any other available pin that supports either external interrupt or interrupt-on-change notification.
3. Monitor the second pin for an interrupt event.

### Affected Silicon Revisions

A2							
X							

## 7. Module: Core (Doze Mode)

Operations that immediately follow any manipulations of the DOZE<2:0> or DOZEN bits (CLKDIV<14:11>) may not execute properly. In particular, for instructions that operate on an SFR, data may not be read properly. Also, bits automatically cleared in hardware may not be cleared if the operation occurs during this interval.

### Work around

Always insert a NOP instruction before and after either of the following:

- enabling or disabling Doze mode by setting or clearing the DOZEN bit
- before or after changing the DOZE<2:0> bits

### Affected Silicon Revisions

A2							
X							

## 8. Module: A/D Converter

When using PGEC3 and PGED3 to debug an application, all voltage references will be disabled. This includes VREF+, VREF-, AVDD and AVSS. Any A/D conversion will always equal 03FFh.

### Work around

Use either PGEC1/PGED1 or PGEC2/PGED2 to debug any A/D functionality.

### Affected Silicon Revisions

A2							
X							

## 9. Module: Interrupts (INTx)

Writing to the INTCON2 register may cause an external interrupt event (inputs on INT0 through INT2) to be missed. This only happens when the interrupt event and the write event occur during the same clock cycle.

### Work around

If this cannot be avoided, write the data intended for INTCON2 to any other register in the interrupt block of the SFR (addresses 0080h to 00E0h); then write the data to INTCON2.

Be certain to write the data to a register not being actively used by the application, or to any of the interrupt flag registers, in order to avoid spurious interrupts. For example, if the interrupts controlled by IEC4 are not being used in the application, the code sequence would be:

```
IEC4 = 0x1E;
INTCON2 = 0x1E;
IEC4 = 0;
```

It is the user's responsibility to determine an appropriate register for the particular application.

### Affected Silicon Revisions

A2							
X							

## 10. Module: Oscillator

The POSCEN bit (OSCCON<2>) has no effect when a Primary Oscillator with PLL mode is selected (COSC<2:0> = 011). If XTPLL, HSPLL or ECPLL Oscillator mode are selected and the device enters Sleep mode, the Primary Oscillator will be disabled, regardless of the state of the POSCEN bit.

XT, HS and EC Oscillator modes (without the PLL) will continue to operate as expected.

### Work around

None.

### Affected Silicon Revisions

A2							
X							

## 11. Module: A/D Converter

Once the A/D module is enabled (AD1CON1<15> = 1), it may continue to draw extra current even if the module is later disabled (AD1CON1<15> = 0).

### Work around

In addition to disabling the module through the ADON bit, set the corresponding PMD bit (ADC1MD, PMD1<0>) to power it down completely.

Disabling the A/D module through the PMD register also disables the AD1PCFG registers, which in turn, affects the state of any port pins with analog inputs. Users should consider the effect on I/O ports and other digital peripherals on those ports when ADC1MD is used for power conservation.

### Affected Silicon Revisions

A2							
X							

## 12. Module: Output Compare (Interrupt)

Under certain circumstances, an Output Compare match may cause the interrupt flag (OCxIF) to become set prior to the Change-of-State (COS) of the OCx pin. This has been observed when all of the following are true:

- the module is in One-Shot mode (OCM<2:0> = 001, 010 or 100);
- one of the timer modules is being used as the time base; and
- a timer prescaler other than 1:1 is selected.

If the module is re-initialized by clearing OCM<2:0> after the One-Shot compare, the OCx pin may not be driven as expected.

### Work around

After OCxIF is set, allow an interval (in CPU cycles) of at least twice the prescaler factor to elapse before clearing OCM<2:0>. For example, for a prescaler value of 1:8, allow 16 CPU cycles to elapse after the interrupt.

### Affected Silicon Revisions

A2							
X							

# PIC24FJ64GA104

## 13. Module: UART

When using `UTXISEL<1:0> = 01` (Interrupt when last character is shifted out of the Transmit Shift Register) and the final character is being shifted out through the Transmit Shift Register, the TX interrupt may occur before the final bit is shifted out.

### Work around

If it is critical that the interrupt processing occurs only when all transmit operations are complete, after which, the following work around can be implemented:

Hold off the interrupt routine processing by adding a loop at the beginning of the routine that polls the Transmit Shift Register empty bit, as shown in [Example 1](#).

### Affected Silicon Revisions

A2								
X								

## 14. Module: RTCC

Under certain circumstances, the RTCC may not be clocked properly when the device is in Deep Sleep mode. This is observed only when all of the following are true:

- The RTCC is using the LPRC as its clock source (`RTCOSC = 0`);
- The SOSC clock source is disabled (`SOSCSEL<1:0> = 00`); and
- RA4 is in a logic low state during entry into Deep Sleep, either by being driven low as an output (`TRISA4` and `LATA4` are both '0'), or being held low as an input.

### Work around

This issue does not occur if RA4 is maintained in a logic high state while the device is in Deep Sleep. This can be done by driving the pin high as an output (`TRISA4 = 0`, `LATA4 = 1`) or driving the pin to logic high from an external source while it is configured as an input.

The issue also does not occur if the SOSC is configured for one of the Crystal Driver modes (`SOSCSEL = x1`).

Either method can be used with the same effect.

### Affected Silicon Revisions

A2								
X								

## EXAMPLE 1: DELAYING THE ISR BY POLLING THE TRMT BIT

```
// in UART2 initialization code
...
U2STAbits.UTXISEL0 = 1;           // Set to generate TX interrupt when all
U2STAbits.UTXISEL1 = 0;           // transmit operations are complete.
...

U2TXInterrupt(void)
{
    while(U2STAbits.TRMT==0);     // wait for the transmit buffer to be empty
    ...                           // process interrupt
}
```

## Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS39951C):

**Note:** Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

### 1. Module: Guidelines for Getting Started with 16-Bit Microcontrollers

**Section 2.4 Voltage Regulator Pins (ENVREG/ DISVREG and VCAP/VDDCORE)** has been replaced with a new and more detailed section. The entire text follows:

#### 2.4 Voltage Regulator Pins (ENVREG/ DISVREG and VCAP/VDDCORE)

**Note:** This section applies only to PIC24FJ devices with an on-chip voltage regulator.

The on-chip voltage regulator enable/disable pin (ENVREG or DISVREG, depending on the device family) must always be connected directly to either a supply voltage or to ground. The particular connection is determined by whether or not the regulator is to be used:

- For ENVREG, tie to VDD to enable the regulator, or to ground to disable the regulator
- For DISVREG, tie to ground to enable the regulator or to VDD to disable the regulator

Refer to **Section 25.2 “On-Chip Voltage Regulator”** for details on connecting and using the on-chip regulator.


When the regulator is enabled, a low-ESR (< 5Ω) capacitor is required on the VCAP/VDDCORE pin to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD and must use a capacitor of 10 μF connected to ground. The type can be ceramic or tantalum. Suitable examples of capacitors are shown in [Table 2-1](#). Capacitors with equivalent specifications can be used.

Designers may use [Figure 2-3](#) to evaluate ESR equivalence of candidate devices.

The placement of this capacitor should be close to VCAP/VDDCORE. It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to **Section 28.0 “Electrical Characteristics”** for additional information.

When the regulator is disabled, the VCAP/VDDCORE pin must be tied to a voltage supply at the VDDCORE level. Refer to **Section 28.0 “Electrical Characteristics”** for information on VDD and VDDCORE.

**FIGURE 2-3 FREQUENCY vs. ESR PERFORMANCE FOR SUGGESTED VCAP**



**TABLE 2-1 SUITABLE CAPACITOR EQUIVALENTS**

Make	Part #	Nominal Capacitance	Base Tolerance	Rated Voltage	Temp. Range
TDK	C3216X7R1C106K	10 μF	±10%	16V	-55 to 125°C
TDK	C3216X5R1C106K	10 μF	±10%	16V	-55 to 85°C
Panasonic	ECJ-3YX1C106K	10 μF	±10%	16V	-55 to 125°C
Panasonic	ECJ-4YB1C106K	10 μF	±10%	16V	-55 to 85°C
Murata	GRM32DR71C106KA01L	10 μF	±10%	16V	-55 to 125°C
Murata	GRM31CR61C106KC31L	10 μF	±10%	16V	-55 to 85°C

# PIC24FJ64GA104

## 2.4.1 CONSIDERATIONS FOR CERAMIC CAPACITORS

In recent years, large value, low-voltage, surface mount ceramic capacitors have become very cost effective in sizes up to a few tens of microfarad. The low-ESR, small physical size and other properties make ceramic capacitors very attractive in many types of applications.

Ceramic capacitors are suitable for use with the internal voltage regulator of this microcontroller. However, some care is needed in selecting the capacitor to ensure that it maintains sufficient capacitance over the intended operating range of the application.


Typical low-cost, 10  $\mu\text{F}$  ceramic capacitors are available in X5R, X7R and Y5V dielectric ratings (other types are also available, but are less common). The initial tolerance specifications for these types of capacitors are often specified as  $\pm 10\%$  to  $\pm 20\%$  (X5R and X7R), or  $-20\%/+80\%$  (Y5V). However, the effective capacitance that these capacitors provide in an application circuit will also vary based on additional factors, such as the applied DC bias voltage and the temperature. The total in-circuit tolerance is, therefore, much wider than the initial tolerance specification.

The X5R and X7R capacitors typically exhibit satisfactory temperature stability (ex:  $\pm 15\%$  over a wide temperature range, but consult the manufacturer's data sheets for exact specifications). However, Y5V capacitors typically have extreme temperature tolerance specifications of  $+22\%/ -82\%$ . Due to the extreme temperature tolerance, a  $10\mu\text{F}$  nominal rated Y5V type capacitor may not deliver enough total capacitance to meet minimum internal voltage regulator stability and transient response requirements. Therefore, Y5V capacitors are not recommended for use with the internal voltage regulator if the application must operate over a wide temperature range.

In addition to temperature tolerance, the effective capacitance of large value ceramic capacitors can vary substantially, based on the amount of DC voltage applied to the capacitor. This effect can be very significant, but is often overlooked or is not always documented.

A typical DC bias voltage vs. capacitance graph for 16V, 10V and 6.3V rated capacitors is shown in Figure 2-4.

**FIGURE 2-4 DC BIAS VOLTAGE vs. CAPACITANCE CHARACTERISTICS**



When selecting a ceramic capacitor to be used with the internal voltage regulator, it is suggested to select a high-voltage rating, so that the operating voltage is a small percentage of the maximum rated capacitor voltage. For example, choose a ceramic capacitor rated at 16V for the 2.5C core voltage. Suggested capacitors are shown in Table 2-1.



## 2. Module: Electrical Characteristics

Changes, shown in bold, have been made to the DC10 and DC18 rows in [Table 28-3](#). The updated table is shown below:

**TABLE 28-3 DC CHARACTERISTICS: TEMPERATURE AND VOLTAGE SPECIFICATIONS**

DC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature: -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
Operating Voltage							
DC10	Supply Voltage						
	VDD		<b>VBORMIN</b>	—	3.6	V	Regulator enabled
	VDD		VDDCORE	—	3.6	V	Regulator disabled
	VDDCORE		<b>2.0</b>	—	2.75	V	Regulator disabled
DC12	VDR	RAM Data Retention Voltage <sup>(2)</sup>	1.5	—	—	V	
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	VSS	—	—	V	
DC17	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.05	—	—	V/ms	0-3.3V in 0.1s 0-2.5V in 60 ms
DC18	VBOR	Brown-out Reset Voltage	<b>1.80</b>	<b>2.03</b>	<b>2.2</b>	V	<b>16 MHz (8 MIPS) operation is supported until BOR is active</b>

- Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.  
**Note 2:** This is the limit to which VDD can be lowered without losing RAM data.

# PIC24FJ64GA104

## 3. Module: Electrical Specifications

Table 28-8 (I/O Pin Input Specifications) is amended by the addition of the following new specifications:

- DI31 (Maximum Load Current for Internal Pull-up)
- DI60 (Injection Currents)

The new specifications, and accompanying new footnotes, 5 through 9, are shown below (additions in **bold**; bold in existing text has been removed for clarity).

**TABLE 28-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (PARTIAL PRESENTATION)**

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended				
Param.	Symbol	Characteristic	Min.	Typ <sup>(1)</sup>	Max.	Units	Conditions
DI31	IPU	Maximum Load Current for Digital High Detection with Internal Pull-up	—	—	30	$\mu\text{A}$	VDD = 2.0V
			—	—	100	$\mu\text{A}$	VDD = 3.3V
DI60a	IICL	Input Low Injection Current	0	—	-5 <sup>(5,8)</sup>	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, RB11, SOSCI, SOSCO, D+, D-, VUSB and VBUS
DI60b	IICH	Input High Injection Current	0	—	+5 <sup>(6,7,8)</sup>	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, RB11, SOSCI, SOSCO, D+, D-, VUSB, and VBUS and all 5V tolerant pins <sup>(7)</sup>
DI60c	$\Sigma\text{IIC}$	Total Input Injection Current (sum of all I/O and control pins)	-20 <sup>(9)</sup>	—	+20 <sup>(9)</sup>	mA	Absolute instantaneous sum of all $\pm$ input injection currents from all I/O pins ( $ I_{ICL}  +  I_{ICH} $ ) $\leq \Sigma\text{IIC}$

Note 1: (existing footnote)

2: (existing footnote)

3: (existing footnote)

4: (existing footnote)

5: **Parameter characterized but not tested.**

6: **Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.**

7: **Digital 5V tolerant pins cannot tolerate any “positive” input injection current from input sources greater than 5.5V.**

8: **Injection currents > |0| can affect the performance of all analog peripherals (e.g., A/D, comparators, internal band gap reference, etc.)**

9: **Any number and/or combination of I/O pins not excluded under IICL or IICH conditions is permitted provided the mathematical “absolute instantaneous” sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.**

## 4. Module: Electrical Specifications

In [Table 28-19](#), parameter F20 has been amended with two temperature ranges. The changes are shown below in **bold** (bold text in original removed for clarity).

**TABLE 28-19: INTERNAL RC OSCILLATOR ACCURACY**

AC CHARACTERISTICS		Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param No.	Characteristic	Min	Typ	Max	Units	Conditions
F20	<b>FRC Accuracy @ 8 MHz<sup>(1,3)</sup></b>	<b>-1.5</b>	<b>±0.25</b>	<b>1.0</b>	<b>%</b>	<b>-10°C ≤ TA ≤ +85°C, 3.0V ≤ VDD ≤ 3.6V</b>
	<b>FRC Accuracy @ 8 MHz<sup>(3)</sup></b>	<b>-2.0</b>	<b>±0.25</b>	<b>2.0</b>	<b>%</b>	<b>-40°C ≤ TA ≤ -10°C, 3.0V ≤ VDD ≤ 3.6V</b>
F21	LPRC Accuracy @ 31 kHz <sup>(2)</sup>	-15	—	15	%	-40°C ≤ TA ≤ +85°C, 3.0V ≤ VDD ≤ 3.6V

- Note 1: Frequency calibrated at 25°C and 3.3V. OSCTUN bits can be used to compensate for temperature drift.  
 Note 2: Change of LPRC frequency as VDD changes.  
 Note 3: To achieve this accuracy, physical stress applied to the microcontroller package (ex: by flexing the PCB) must be kept to a minimum.

# PIC24FJ64GA104

---

## APPENDIX A: DOCUMENT REVISION HISTORY

### Rev A Document (10/2009)

Initial release of this document; issued for revision A2. Includes silicon issues 1 (Output Compare – Cascaded Mode), 2 (Power-Saving Modes – Sleep Mode) and 3 (UART).

### Rev B Document (12/2009)

Deletes silicon issue 2 (Power-Saving Modes – Sleep Mode); subsequent issues re-numbered accordingly.

Adds new silicon issues 3 (Oscillator – Secondary Oscillator Configuration), 4-5 (SPI – Master Mode), 6 (Triple (Enhanced) Comparator) and 7 (Core – Doze Mode) to silicon revision A2.

### Rev C Document (8/2010)

Adds new silicon issues 8 (A/D Converter), 9 (Interrupts – INTx), 10 (Oscillator) and 11 (A/D Converter) to silicon revision A2.

### Rev D Document (9/2010)

Revised silicon issue 11 (A/D Converter) to reflect updated definition of issues. Added data sheet clarification issues 1 (Guidelines For Getting Started with 16-Bit Microcontrollers) and 2 (Electrical Characteristics).

### Rev E Document (11/2010)

Revised data sheet clarification issue 2 (Electrical Characteristics).

### Rev F Document (11/2011)

Added silicon issues 12 (Output Compare – Interrupt) and 13 (UART).

Added data sheet clarification 3 (Electrical Specifications).

Revised data sheet clarification issue 2 (Electrical Characteristics) to update specification, DC18 (BOR) (now 1.90V Minimum, 2.2V Maximum).

### Rev G Document (6/2012)

Added data sheet clarification 4 (Electrical Specifications).

### Rev H Document (4/2013)

Added silicon issue 14 (RTCC).

Revised data sheet clarification issue 2 (Electrical Characteristics) to update specification, DC18 (BOR) (Minimum changed to 1.80V).

---

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

**Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICKit, PICtail, REAL ICE, rLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.

ISBN: 978-1-62077-148-8

**QUALITY MANAGEMENT SYSTEM  
CERTIFIED BY DNV  
= ISO/TS 16949 =**

*Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC<sup>®</sup> MCUs and dsPIC<sup>®</sup> DSCs, KEELOQ<sup>®</sup> code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.*



# MICROCHIP

## Worldwide Sales and Service

### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://www.microchip.com/support>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

**Atlanta**  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Boston**  
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**  
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Cleveland**  
Independence, OH  
Tel: 216-447-0464  
Fax: 216-447-0643

**Dallas**  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**  
Farmington Hills, MI  
Tel: 248-538-2250  
Fax: 248-538-2260

**Indianapolis**  
Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453

**Los Angeles**  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

**Santa Clara**  
Santa Clara, CA  
Tel: 408-961-6444  
Fax: 408-961-6445

**Toronto**  
Mississauga, Ontario,  
Canada  
Tel: 905-673-0699  
Fax: 905-673-6509

### ASIA/PACIFIC

**Asia Pacific Office**  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon  
Hong Kong  
Tel: 852-2401-1200  
Fax: 852-2401-3431

**Australia - Sydney**  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755

**China - Beijing**  
Tel: 86-10-8569-7000  
Fax: 86-10-8528-2104

**China - Chengdu**  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889

**China - Chongqing**  
Tel: 86-23-8980-9588  
Fax: 86-23-8980-9500

**China - Hangzhou**  
Tel: 86-571-2819-3187  
Fax: 86-571-2819-3189

**China - Hong Kong SAR**  
Tel: 852-2401-1200  
Fax: 852-2401-3431

**China - Nanjing**  
Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470

**China - Qingdao**  
Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205

**China - Shanghai**  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

**China - Shenyang**  
Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393

**China - Shenzhen**  
Tel: 86-755-8203-2660  
Fax: 86-755-8203-1760

**China - Wuhan**  
Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118

**China - Xian**  
Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256

**China - Xiamen**  
Tel: 86-592-2388138  
Fax: 86-592-2388130

**China - Zhuhai**  
Tel: 86-756-3210040  
Fax: 86-756-3210049

### ASIA/PACIFIC

**India - Bangalore**  
Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123

**India - New Delhi**  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632

**India - Pune**  
Tel: 91-20-2566-1512  
Fax: 91-20-2566-1513

**Japan - Osaka**  
Tel: 81-66-152-7160  
Fax: 81-66-152-9310

**Japan - Yokohama**  
Tel: 81-45-471-6166  
Fax: 81-45-471-6122

**Korea - Daegu**  
Tel: 82-53-744-4301  
Fax: 82-53-744-4302

**Korea - Seoul**  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or  
82-2-558-5934

**Malaysia - Kuala Lumpur**  
Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859

**Malaysia - Penang**  
Tel: 60-4-227-8870  
Fax: 60-4-227-4068

**Philippines - Manila**  
Tel: 63-2-634-9065  
Fax: 63-2-634-9069

**Singapore**  
Tel: 65-6334-8870  
Fax: 65-6334-8850

**Taiwan - Hsin Chu**  
Tel: 886-3-5778-366  
Fax: 886-3-5770-955

**Taiwan - Kaohsiung**  
Tel: 886-7-536-4818  
Fax: 886-7-330-9305

**Taiwan - Taipei**  
Tel: 886-2-2500-6610  
Fax: 886-2-2508-0102

**Thailand - Bangkok**  
Tel: 66-2-694-1351  
Fax: 66-2-694-1350

### EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4450-2828  
Fax: 45-4485-2829

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**UK - Wokingham**  
Tel: 44-118-921-5869  
Fax: 44-118-921-5820

11/29/11